Introduction to Logic Synthesis using Verilog HDL